SystemVerilog断言中是否有任何方法可以使属性中的定时延迟定义为变量？

问题描述

我的尝试：

parameter int delayV[5] = '{1,2,3,4,5};
module seqChecker(input clk,input inFirst,input subS,input [31:0]index);
    property p1;
        @(posedge clk) inFirst |-> ##(delayV[index]) subS;
    endproperty
    assert property(p1);
endmodule

出现错误：

[2020-10-14 09:13:52 EDT] xrun -Q -unbuffered '-timescale' '1ns/1ns' '-sysv' '-access' '+rw' 
design.sv testbench.sv  
TOOL:   xrun    19.09-s012: Started on Oct 14,2020 at 09:13:52 EDT
xrun: 19.09-s012: (c) copyright 1995-2020 Cadence Design Systems,Inc.
@(posedge clk) inFirst |-> ##(delayV[index]) subS;
                                         |
xmvlog: *E,NOTPAR (testbench.sv,6|45): Illegal operand for constant expression [4(IEEE)].
@(posedge clk) inFirst |-> ##(delayV[index]) subS;
                                         |
xmvlog: *E,6|45): Illegal operand for constant expression [4(IEEE)].
xrun: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E 
and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:   xrun    19.09-s012: Exiting on Oct 14,2020 at 09:13:52 EDT  (total: 00:00:00)
Exit code expected: 0,received: 1
Done

那么有没有一种方法可以使“ ##”延迟根据输入值而变化？

解决方法

暂无找到可以解决该程序问题的有效方法，小编努力寻找整理中！

如果你已经找到好的解决方法，欢迎将解决方案带上本链接一起发送给小编。

小编邮箱:dio#foxmail.com (将#修改为@）

system-verilog system-verilog-assertions